Özbek, Mehmet Efe

Profile Picture
Profile URL
https://hdl.handle.net/20.500.14411/8156
Name Variants
Mehmet Efe, Özbek
Ozbek, Mehmet Efe
M.E.Ozbek
O.,Mehmet Efe
M.,Özbek
Ö.,Mehmet Efe
O., Mehmet Efe
Özbek, Mehmet Efe
Ozbek,M.E.
M.E.Özbek
Mehmet Efe, Ozbek
M., Ozbek
Özbek,M.E.
Efe, MÖ
Efe, MO
Job Title
Doktor Öğretim Üyesi
Email Address
efe.ozbek@atilim.edu.tr
Main Affiliation
Department of Electrical & Electronics Engineering
Status
Former Staff
Website
ORCID ID
Scopus Author ID
Turkish CoHE Profile ID
Google Scholar ID
WoS Researcher ID

Sustainable Development Goals

NO POVERTY1
NO POVERTY
0
Research Products
ZERO HUNGER2
ZERO HUNGER
0
Research Products
GOOD HEALTH AND WELL-BEING3
GOOD HEALTH AND WELL-BEING
0
Research Products
QUALITY EDUCATION4
QUALITY EDUCATION
3
Research Products
GENDER EQUALITY5
GENDER EQUALITY
0
Research Products
CLEAN WATER AND SANITATION6
CLEAN WATER AND SANITATION
0
Research Products
AFFORDABLE AND CLEAN ENERGY7
AFFORDABLE AND CLEAN ENERGY
4
Research Products
DECENT WORK AND ECONOMIC GROWTH8
DECENT WORK AND ECONOMIC GROWTH
0
Research Products
INDUSTRY, INNOVATION AND INFRASTRUCTURE9
INDUSTRY, INNOVATION AND INFRASTRUCTURE
3
Research Products
REDUCED INEQUALITIES10
REDUCED INEQUALITIES
0
Research Products
SUSTAINABLE CITIES AND COMMUNITIES11
SUSTAINABLE CITIES AND COMMUNITIES
1
Research Products
RESPONSIBLE CONSUMPTION AND PRODUCTION12
RESPONSIBLE CONSUMPTION AND PRODUCTION
0
Research Products
CLIMATE ACTION13
CLIMATE ACTION
1
Research Products
LIFE BELOW WATER14
LIFE BELOW WATER
0
Research Products
LIFE ON LAND15
LIFE ON LAND
0
Research Products
PEACE, JUSTICE AND STRONG INSTITUTIONS16
PEACE, JUSTICE AND STRONG INSTITUTIONS
0
Research Products
PARTNERSHIPS FOR THE GOALS17
PARTNERSHIPS FOR THE GOALS
0
Research Products
This researcher does not have a Scopus ID.
This researcher does not have a WoS ID.
Scholarly Output

41

Articles

16

Views / Downloads

216/2118

Supervised MSc Theses

13

Supervised PhD Theses

1

WoS Citation Count

120

Scopus Citation Count

192

Patents

0

Projects

0

WoS Citations per Publication

2.93

Scopus Citations per Publication

4.68

Open Access Source

5

Supervised Theses

14

JournalCount
2010 9th International Conference on Information Technology Based Higher Education and Training, ITHET 2010 -- 2010 9th International Conference on Information Technology Based Higher Education and Training, ITHET 2010 -- 29 April 2010 through 1 May 2010 -- Cappadocia -- 809242
Journal of Petroleum Science and Engineering2
Measurement and Control2
Electronic Design1
Gazi Üniversitesi Mühendislik Mimarlık Fakültesi Dergisi1
Current Page: 1 / 4

Scopus Quartile Distribution

Competency Cloud

GCRIS Competency Cloud

Filters

20221
Reset filters

Settings

Author: Al-Kaseem,B.R.Start date: 2020

Scholarly Output Search Results

Now showing 1 - 1 of 1
  • Thumbnail Image
    Conference Object
    Packet Header Classification for Network Intrusion Detection System Based on Fpga
    (Institute of Electrical and Electronics Engineers Inc., 2022) Dakhil,Y.H.; Ozbek,M.E.; Al-Kaseem,B.R.
    Network security is becoming a key problem in data communication via the Internet. Classifying the incoming packets on network devices is one of the ways that increases network se-curity. Packet header classification is a major strategy for secure networking and connectivity. An intrusion detection system (IDS) is necessary for network devices to protect the network's traffic. Packet classification is a mechanism used by Internet services and security tools to examine each incoming packet against predetermined rules. This paper introduces a new algorithm for packet header classification based on a field-programmable gate array (FPGA) using the finite state machine (FSM) technique. The introduced algorithm compares each header field of an incoming packet to a predefined rule stored in a block read-only memory (ROM) of the FPGA chip to identify matches and then executes certain snort rules to classify them. The selected FPGA platform in this work exhibited high processing speed, particularly in digital system design. The presented algorithm was written using Verilog programming language and executed in Xilinx Vivado 18.2 software. The final program was uploaded to the Artix-7 FPGA development board. The simulation results demonstrated that the developed algorithm successfully classified the incoming packets as required with a maximum throughput that reached 100 Mbps. © 2022 IEEE.